13.7.29. Trace Integration Miscellaneous Input Register

The TRCITMISCIN characteristics are:


Enables the values of signal inputs to be read when TRCITCTRL.IME is set. See Trace Integration Mode Control register.

Usage constraints

There are no usage constraints.


Available in all configurations.


See the register summary in Table 13.3.

Figure 13.30 shows the TRCITMISCIN bit assignments.

Figure 13.30. TRCITMISCIN bit assignments

To view this graphic, your browser must support the SVG format. Either install a browser with native support, or install an appropriate plugin such as Adobe SVG Viewer.

Table 13.32 shows the TRCITMISCIN bit assignments.

Table 13.32. TRCITMISCIN bit assignments

[31:4]-Reserved, res0.
[3:0]ETMEXTIN[3:0]Returns the value of the ETMEXTIN[3:0] inputs.

The TRCITMISCIN can be accessed through the internal memory-mapped interface and the external debug interface, offset 0xEE0.

Copyright © 2013, 2014 ARM. All rights reserved.ARM DDI 0488D