13.7.1. Trace Configuration Register

The TRCCONFIGR characteristics are:

Purpose

Controls the tracing options.

Usage constraints

Only accepts writes when the trace unit is disabled.

Configurations

Available in all configurations.

Attributes

A 32-bit RW trace register.

See the register summary in Table 13.3.

Figure 13.2 shows the TRCCONFIGR bit assignments.

Figure 13.2. TRCCONFIGR bit assignments

To view this graphic, your browser must support the SVG format. Either install a browser with native support, or install an appropriate plugin such as Adobe SVG Viewer.


Table 13.4 shows the TRCCONFIGR bit assignments.

Table 13.4. TRCCONFIGR bit assignments

BitsNameFunction
[31:13]-Reserved, res0.
[12]RS

Enables the return stack. The possible values are:

0

Disables the return stack.

1

Enables the return stack.

[11]TS

Enables global timestamp tracing. The possible values are:

0

Disables global timestamp tracing.

1

Enables global timestamp tracing.

[10:8]-Reserved, res0.
[7]VMID

Enables VMID tracing. The possible values are:

0

Disables VMID tracing.

1

Enables VMID tracing.

[6]CID

Enables context ID tracing. The possible values are:

0

Disables context ID tracing.

1

Enables context ID tracing.

[5]-Reserved, res0.
[4]CCI

Enables cycle counting instruction trace. The possible values are:

0

Disables cycle counting instruction trace

1

Enables cycle counting instruction trace

[3]BB

Enables branch broadcast mode. The possible values are:

0

Disables branch broadcast mode.

1

Enables branch broadcast mode.

[2:1]-Reserved, res0.
[0]-Reserved, res1.

The TRCCONFIGR can be accessed through the internal memory-mapped interface and the external debug interface, offset 0x010.

Copyright © 2013, 2014 ARM. All rights reserved.ARM DDI 0488D
Non-ConfidentialID012914