5.5. MMU enabling and disabling

You can enable or disable the MMU. See the ARM® Architecture Reference Manual ARMv8 for more information.

You must set CPUECTLR.SMPEN to 1 before the caches and MMU are enabled, or any instruction cache or TLB maintenance operations are performed. See CPU Extended Control Register, EL1.

Copyright © 2013, 2014 ARM. All rights reserved.ARM DDI 0488D