14.2. Programmers model for Advanced SIMD and Floating-point

Software can identify the Cortex-A57 MPCore multiprocessor Advanced SIMD and Floating-point features by using the feature identification registers in the AArch64 and AArch32 states.

You can access the feature identification registers in AArch64 state using the MRS instructions, for example:

MRS <Xt>, MVFR0_EL1 ; Read MVFR0_EL1 into Xt
MRS <Xt>, MVFR1_EL1 ; Read MVFR1_EL1 into Xt
MRS <Xt>, MVFR2_EL1 ; Read MVFR2_EL1 into Xt

You can access the feature identification registers in AArch32 state using the VMRS instruction, for example:

VMRS <Rt>, FPSID ; Read FPSID into Rt
VMRS <Rt>, MVFR0 ; Read MVFR0 into Rt
VMRS <Rt>, MVFR1 ; Read MFFR1 into Rt
VMRS <Rt>, MVFR2 ; Read MVFR2 into Rt

Table 14.1 lists the feature identification registers for the Advanced SIMD and Floating-point.

Table 14.1. Advanced SIMD and Floating-point feature identification registers

AArch64 nameAArch32 nameDescription
-FPSIDSee Floating-point System ID Register
MVFR0_EL1MVFR0See Media and VFP Feature Register 0, EL1
MVFR1_EL1MVFR1See Media and VFP Feature Register 1, EL1
MVFR2_EL1MVFR2See Media and VFP Feature Register 2, EL1

Copyright © 2013, 2014 ARM. All rights reserved.ARM DDI 0488D
Non-ConfidentialID012914