14.1. About Advanced SIMD and Floating-point

The Cortex-A57 MPCore multiprocessor supports the Advanced SIMD and Floating-point instructions in the A64, A32, and T32 instruction sets.

The ARMv8 architecture eliminates the concept of version numbers for Advanced SIMD and Floating-point in AArch64 state because the instructions are always implicitly present.

Copyright © 2013, 2014 ARM. All rights reserved.ARM DDI 0488D
Non-ConfidentialID012914