10.6.2. Debug Device ID Register 1

The DBGDEVID1 characteristics are:

Purpose

Adds to the information given by the DBGDIDR by describing other features of the debug implementation.

Usage constraints

The accessibility to the DBGDEVID1 by Exception level is:

EL0EL1(NS)EL1(S)EL2EL3(SCR.NS = 1)EL3(SCR.NS = 0)
-RORORORORO
Configurations

The DBGDEVID1 is Common to Secure and Non-secure states.

Attributes

See the register summary in Table 10.6.

Figure 10.5 shows the DBGDEVID1 bit assignments.

Figure 10.5. DBGDEVID1 bit assignments

To view this graphic, your browser must support the SVG format. Either install a browser with native support, or install an appropriate plugin such as Adobe SVG Viewer.


Table 10.8 shows the DBGDEVID1 bit assignments.

Table 10.8. DBGDEVID1 bit assignments

BitsNameFunction
[31:4]-Reserved, res0.
[3:0]PCSROffset

Indicates the offset applied to PC samples returned by reads of EDPCSR. The value is:

0x2

EDPCSR samples have no offset applied and do not sample the instruction set state in the AArch32 state.


To access the DBGDEVID1 in AArch32 state, read the CP14 register with:

MRC p14, 0, <Rt>, c7, c1, 47 Read Debug Device ID Register 1
Copyright © 2013, 2014 ARM. All rights reserved.ARM DDI 0488D
Non-ConfidentialID012914