10.8.7. External Debug Device ID Register 0

The EDDEVID characteristics are:


Provides extra information for external debuggers about features of the debug implementation.

Usage constraints

Accessible through the internal memory-mapped interface and the external debug interface. The access conditions are:


Table 10.1 describes the access conditions.


The EDDEVID is in the Debug power domain.


See the register summary in Table 10.10.

Figure 10.13 shows the EDDEVID bit assignments.

Figure 10.13. EDDEVID bit assignments

To view this graphic, your browser must support the SVG format. Either install a browser with native support, or install an appropriate plugin such as Adobe SVG Viewer.

Table 10.17 shows the EDDEVID bit assignments.

Table 10.17. EDDEVID bit assignments


Reserved, res0.


Indicates support for auxiliary registers. The possible values are:


External Debug Auxiliary Control Register, EDACR, is implemented.


Reserved, res0.

[3:0]PC Sample

Indicates the level of sample-based profiling support using external debug registers 40 through 43. Valid values of this field in v8-A are:


EDPCSR, EDCIDSR, and EDVIDSR are implemented.

Copyright © 2013, 2014 ARM. All rights reserved.ARM DDI 0488D