10.8. Memory-mapped register descriptions

This section describes the Cortex-A57 MPCore multiprocessor debug registers. The Table 10.10 provides cross-references to the individual registers.

Copyright © 2013, 2014 ARM. All rights reserved.ARM DDI 0488D
Non-ConfidentialID012914