10.11. ROM table

The Cortex-A57 MPCore multiprocessor includes a ROM table that complies with the ARM® CoreSight™ Architecture Specification. This table contains a list of components such as processor debug units, processor Cross Trigger Interfaces (CTIs), processor Performance Monitoring Units (PMUs) and processor Embedded Trace Macrocells (ETMs). Debuggers can use the ROM table to determine which components are implemented inside the multiprocessor.

If a component is not included in your configuration of the multiprocessor, the corresponding debug APB ROM table entry is still present but the component is marked as not present.

Copyright © 2013, 2014 ARM. All rights reserved.ARM DDI 0488D
Non-ConfidentialID012914