13.7.18. Trace ID Register 1

The TRCIDR1 characteristics are:

Purpose

Returns the base architecture of the trace unit.

Usage constraints

There are no usage constraints.

Configurations

Available in all configurations.

Attributes

See the register summary in Table 13.3.

Figure 13.19 shows the TRCIDR1 bit assignments.

Figure 13.19. TRCIDR1 bit assignments

To view this graphic, your browser must support the SVG format. Either install a browser with native support, or install an appropriate plugin such as Adobe SVG Viewer.


Table 13.21 shows the TRCIDR1 bit assignments.

Table 13.21. TRCIDR1 bit assignments

BitsNameFunction
[31:24]Designer

Indicates which company designed the trace unit. The value is:

0x41

ARM

[23:16]-

Reserved, res0.

[15:12]-

Reserved, res1.

[11:8]TRCARCHMAJ

Indicates the major version number of the trace unit architecture. The value is:

0x4

Indicates ETMv4.

All other values are reserved.

[7:4]TRCARCHMIN

Identifies the minor version number of the trace unit architecture. The value is:

0x0

Identifies the minor version number of the trace unit architecture.

[3:0]

Revision

Identifies the revision of:

  • The trace registers.

  • The OS Lock registers.

0x2

Revision value.


The TRCIDR1 can be accessed through the internal memory-mapped interface and the external debug interface, offset 0x1E4.

Copyright © 2013, 2014 ARM. All rights reserved.ARM DDI 0488D
Non-ConfidentialID012914