4.4.4. c3 registers

Table 4.85 shows the System registers when CRn is c3 and the processor is in AArch32 state.

Table 4.85. c3 register summary

op1CRmop2NameTypeResetDescription
0c00DACRRWUNKDomain Access Control Register, see the ARM® Architecture Reference Manual ARMv8

Copyright © 2013, 2014 ARM. All rights reserved.ARM DDI 0488D
Non-ConfidentialID012914