13.6. Register summary

This section summarizes the ETM registers. For full descriptions of the ETM registers, see:

Note

  • In Table 13.3, access type is described as follows:

    RW

    Read and write.

    RO

    Read only.

    WO

    Write only.

All ETM registers are 32 bits wide. Table 13.3 lists all of the registers and their offsets from a base address. The base address is defined by the system integrator when placing the ETM in the Debug-APB memory map. See ROM table for more information on the base address of the ETM components.

Table 13.3. ETM register summary

OffsetNameTypeDescription
0x000--Reserved
0x004TRCPRGCTLRRW

Trace Programming Control Register

0x008--Reserved
0x00CTRCSTATROTrace Status Register
0x010TRCCONFIGRRWTrace Configuration Register
0x014--Reserved
0x018TRCAUXCTLRRWTrace Auxiliary Control Register
0x01C--Reserved
0x020TRCEVENTCTL0RRWTrace Event Control 0 Register
0x024TRCEVENTCTL1RRWTrace Event Control 1 Register
0x028-0x2C--Reserved
0x030TRCTSCTLRRWGlobal Timestamp Control Register
0x034TRCSYNCPRRW Trace Synchronization Period Register
0x038TRCCCCTLRRWTrace Cycle Count Control Register
0x03CTRCBBCTLRRWBranch Broadcast Control Register
0x040TRCTRACEIDRRWTrace ID Register
0x044 -0x07C--Reserved
0x080TRCVICTLRRWViewInst Main Control Register
0x084TRCVIIECTLRRWViewInst Include-Exclude Control Register
0x088TRCVISSCTLRRWViewInst Start-Stop Control Register
0x08C -0x0FC--Reserved
0x100 TRCSEQEVR0RWSequencer State Transition Control Register 0
0x104TRCSEQEVR1RWSequencer State Transition Control Register 1
0x108TRCSEQEVR2RWSequencer State Transition Control Register 2
0x10C -0x114--Reserved
0x118TRCSEQRSTEVRRWSequencer Reset Control Register
0x11CTRCSEQSTRRWSequencer State Register
0x120TRCEXTINSELRRWExternal Input Select Register
0x124 -0x13C--Reserved
0x140 TRCCNTRLDVR0RWCounter Reload Value Register 0
0x144TRCCNTRLDVR1RWCounter Reload Value Register 1
0x148-0x14C--Reserved
0x150 TRCCNTCTLR0RWCounter Control Register 0
0x154TRCCNTCTLR1RWCounter Control Register 1
0x158-0x15C--Reserved
0x160 TRCCNTVR0RWCounter Value Register 0
0x164TRCCNTVR1RWCounter Value Register 1
0x168-0x16C--Reserved
0x170 -0x17C--Reserved
0x180TRCIDR8ROID Register 8
0x184TRCIDR9ROID Register 9
0x188TRCIDR10ROID Register 10
0x18CTRCIDR11ROID Register 11
0x190TRCIDR12ROID Register 12
0x194TRCIDR13ROID Register 13
0x198-0x1BC --Reserved
0x1C0TRCIMSPEC0RWImplementation Defined Register 0
0x1C4-0x1DC--Reserved
0x1E0TRCIDR0ROTrace ID Register 0
0x1E4TRCIDR1ROTrace ID Register 1
0x1E8TRCIDR2ROTrace ID Register 2
0x1ECTRCIDR3ROTrace ID Register 3
0x1F0TRCIDR4ROTrace ID Register 4
0x1F4TRCIDR5ROTrace ID Register 5
0x1F8 -0x204--Reserved
0x208-0x23CTRCRSCTLRnRWResource Selection Control Registers, n is 2, 15
0x240-0x27C--Reserved
0x280TRCSSCCR0RWSingle-shot Comparator Control Register 0
0x284-0x29C--Reserved
0x2A0TRCSSCSR0RW, ROSingle-shot Comparator Status Register 0
0x2A4-0x2FC--Reserved
0x300TRCOSLARWOOS Lock Access Register
0x304TRCOSLSRROOS Lock Status Register
0x308 -0x30C--Reserved
0x310TRCPDCRRWPowerDown Control Register
0x314TRCPDSRROPowerDown Status Register
0x318 -0x3FC--Reserved
0x400-0x438 TRCACVRnRWAddress Comparator Value Register n, n = 0 to 7
0x440-0x47C--Reserved
0x480-0x4B8 TRCACATRnRWAddress Comparator Access Type Registers, n is 0 to 7
0x4C0-0x5FC--Reserved
0x600 TRCCIDCVR0RWContext ID Comparator Value Register 0
0x608-0x63F--Reserved
0x640 TRCVMIDCVR0RWVMID Comparator Value Register 0
0x648-0x67F--Reserved
0x680TRCCIDCCTLR0RWContext ID Comparator Control Register 0
0x684-0xED8--Reserved
0xEDCTRCITMISCOUTWOTrace Integration Miscellaneous Outputs Register
0xEE0TRCITMISCINROTrace Integration Miscellaneous Input Register
0xEE4-0xEE8--Reserved
0xEECTRCITATBDATA0WOTrace Integration Test ATB Data Register 0
0xEF0TRCITATBCTR2ROTrace Integration Test ATB Control Register 2
0xEF4TRCITATBCTR1WOTrace Integration Test ATB Control Register 1
0xEF8TRCITATBCTR0WOTrace Integration Test ATB Control Register 0
0xEFC--Reserved
0xF00TRCITCTRLRWTrace Integration Mode Control register
0xF04 -0xF9C--Reserved
0xFA0TRCCLAIMSETRWTrace Claim Tag Set register
0xFA4TRCCLAIMCLRRWTrace Claim Tag Clear register
0xFA8TRCDEVAFF0ROTrace Device Affinity register 0
0xFACTRCDEVAFF1ROTrace Device Affinity register 1
0xFB0TRCLARWOTrace Software Lock Access Register
0xFB4TRCLSRROTrace Software Lock Status Register
0xFB8TRCAUTHSTATUSROTrace Authentication Status register
0xFBCTRCDEVARCHROTrace Device Architecture register
0xFC0 -0xFC4--Reserved
0xFC8TRCDEVIDROTrace Device ID register
0xFCCTRCDEVTYPEROTrace Device Type register
0xFD0TRCPIDR4ROETM Peripheral Identification Register 4
0xFD4 TRCPIDR5ROETM Peripheral Identification Register 5-7
0xFD8TRCPIDR6RO
0xFDCTRCPIDR7RO
0xFE0TRCPIDR0ROETM Peripheral Identification Register 0
0xFE4TRCPIDR1ROETM Peripheral Identification Register 1
0xFE8TRCPIDR2ROETM Peripheral Identification Register 2
0xFECTRCPIDR3ROETM Peripheral Identification Register 3
0xFF0TRCCIDR0ROETM Component Identification Register 0
0xFF4TRCCIDR1ROETM Component Identification Register 1
0xFF8TRCCIDR2ROETM Component Identification Register 2
0xFFCTRCCIDR3ROETM Component Identification Register 3

Copyright © 2013, 2014 ARM. All rights reserved.ARM DDI 0488D
Non-ConfidentialID012914