4.4.15. c15 registers

Table 4.96 shows the System registers when CRn is c15 and the processor is in AArch32 state.

Table 4.96. c15 register summary

0c00IL1DATA0RWUNKInstruction L1 Data n Register, EL1.
 c10DL1DATA0RWUNKData L1 Data n Register, EL1.
 c40RAMINDEX[a]WO-RAM Index operation.
1c00L2ACTLRRW0x00000010[b]L2 Auxiliary Control Register. See L2 Auxiliary Control Register, EL1.
 c30CBARRO-[c]Configuration Base Address Register.

[a] RAMINDEX is a system operation.

[b] The reset value is 0x00000010 for an ACE interface and 0x00004018 for a CHI interface.

[c] The reset value depends on the primary input, PERIPHBASE[43:18].

Copyright © 2013, 2014 ARM. All rights reserved.ARM DDI 0488D