13.2. ETM trace generation options and resources

Table 13.1 shows the trace generation options that the Cortex-A57 MPCore multiprocessor implements.

Table 13.1. ETM trace generation options implemented

Instruction address size in bytes8
Data address size in bytes0
Data value size in bytes0
Virtual Machine ID size in bytes1
Context ID size in bytes4
Support for conditional instruction tracingNot implemented
Support for tracing of dataNot implemented
Support for tracing of load and store instructions as P0 elementsNot implemented
Support for cycle counting in the instruction traceImplemented
Support for branch broadcast tracingImplemented
Exception Levels implemented in Non-secure state0b0111
Exception Levels implemented in Secure state0b1011
Number of events supported in the trace4
Return stack supportImplemented
Tracing of SError exception supportImplemented
Instruction trace cycle counting minimum threshold4
Size of Trace ID7-bit
Synchronization period supportRead-write
Global timestamp size64-bit
Number of processors available for tracing1
ATB trigger supportImplemented
Low power behavior overrideNot implemented
Stall control supportNot implemented
Support for no overflows in the traceNot implemented

Table 13.2 shows the ETM resources that the Cortex-A57 MPCore multiprocessor implements.

Table 13.2. ETM resources implemented

Number of resource selection pairs implemented8
Number of external input selectors implemented4
Number of external inputs implemented110, 4 external + 106 PMU
Number of counters implemented2
Reduced function counter implementedNot implemented
Number of sequencer states implemented4
Number of Virtual Machine ID comparators implemented1
Number of Context ID comparators implemented1
Number of address comparator pairs implemented4
Number of single-shot comparator controls1
Number of processor comparator inputs implemented0
Data address comparisons implementedNot implemented
Number of data value comparators implemented0

Copyright © 2013, 2014 ARM. All rights reserved.ARM DDI 0488D