6.1. About the L1 memory system

The L1 memory system consists of separate instruction and data caches.

The L1 instruction memory system has the following features:

The L1 data memory system has the following features:

Note

The Cortex-A57 MPCore multiprocessor does not support cache lockdown.

Copyright © 2013, 2014 ARM. All rights reserved.ARM DDI 0488D
Non-ConfidentialID012914