4.4.5. c5 registers

Table 4.86 shows the System registers when CRn is c5 and the processor is in AArch32 state.

Table 4.86. c5 register summary

op1CRmop2NameTypeResetDescription
0c00DFSRRWUNKData Fault Status Register.
 1IFSRRWUNKInstruction Fault Status Register. See Instruction Fault Status Register, EL2.
 c10ADFSRRW0x00000000Auxiliary Data Fault Status Register. See Auxiliary Fault Status Register 0, EL1 and EL3.
 1AIFSRRW0x00000000Auxiliary Instruction Fault Status Register. See Auxiliary Fault Status Register 1, EL1 and EL3.
4c10HADFSRRW0x00000000Hyp Auxiliary Data Fault Status Register. See Auxiliary Fault Status Register 0, EL2 and Hyp Auxiliary Data Fault Status Register.
 1HAIFSRRW0x00000000Hyp Auxiliary Instruction Fault Status Register. See Auxiliary Fault Status Register 1, EL2 and Hyp Auxiliary Instruction Fault Status Register.
 c20HSRRWUNKHyp Syndrome Register. See Exception Syndrome Register, EL2.

Copyright © 2013, 2014 ARM. All rights reserved.ARM DDI 0488D
Non-ConfidentialID012914