3.2.7. Instruction set state

The processor instruction set state determines the instruction set that the processor executes. The possible instruction sets depend on the Execution state:

AArch64

AArch64 state supports only a single instruction set, called A64. This is a fixed-width instruction set that uses 32-bit instruction encoding.

AArch32

AArch32 state supports the following instruction sets:

A32

This is a fixed-length instruction set that uses 32-bit instruction encodings. It is compatible with the ARMv7 ARM instruction set.

T32

This is a variable-length instruction set that uses both 16-bit and 32-bit instruction encodings. It is compatible with the ARMv7 Thumb instruction set.

Copyright © 2013, 2014 ARM. All rights reserved.ARM DDI 0488D
Non-ConfidentialID012914