13.7.33. Trace Integration Test ATB Control Register 0

The TRCITATBCTR0 characteristics are:


Controls signal outputs when TRCITCTRL.IME is set. See Trace Integration Mode Control register.

Usage constraints

There are no usage constraints.


Available in all configurations.


See the register summary in Table 13.3.

Figure 13.34 shows the TRCITATBCTR0 bit assignments.

Figure 13.34. TRCITATBCTR0 bit assignments

To view this graphic, your browser must support the SVG format. Either install a browser with native support, or install an appropriate plugin such as Adobe SVG Viewer.

Table 13.36 shows the TRCITATBCTR0 bit assignments.

Table 13.36. TRCITATBCTR0 bit assignments


Reserved, res0


Drives the ATBYTESM outputs


Reserved, res0


Drives the AFREADYM output


Drives the ATVALIDM output

The TRCITATBCTR0 can be accessed through the internal memory-mapped interface and the external debug interface, offset 0xEF8.

Copyright © 2013, 2014 ARM. All rights reserved.ARM DDI 0488D