7.7.10. CHI DVM acceptance capability

The Cortex-A57 MPCore processor can have a maximum of 4 outstanding DVM transactions on its snoop interface. When this limit is reached, the system cannot send any more DVM transactions on the RXRSP link until the processor has provided a response to an older DVM transaction on the TXRSP link

Copyright © 2013, 2014 ARM. All rights reserved.ARM DDI 0488D
Non-ConfidentialID012914