4.4.13. c13 registers

Table 4.94 shows the System registers when CRn is c13 and the processor is in AArch32 state.

Table 4.94. c13 register summary

op1CRmop2NameTypeResetDescription
0c00FCSEIDRRW0x00000000FCSE Process ID Register
 1CONTEXTIDRRWUNKContext ID Register [a]
 2TPIDRURWRWUNKUser Read/Write Thread Pointer ID Register [a]
 3TPIDRURORW [b]UNKUser Read-Only Thread Pointer ID Register [a]
 4TPIDRPRWRWUNKEL1 only Thread Pointer ID Register [a]
4c02HTPIDRRWUNKHyp Thread Pointer ID Register [a]

[a] See the ARM® Architecture Reference Manual ARMv8 for more information.

[b] RO at EL0.


Copyright © 2013, 2014 ARM. All rights reserved.ARM DDI 0488D
Non-ConfidentialID012914