4.3.45. Translation Table Base Register 0, EL3

The TTBR0_EL3 characteristics are:


Holds the base address of the translation table for the stage 1 translation of memory accesses from EL3.

Usage constraints

The accessibility to the TTBR0_EL3 by Exception level is:


TTBR0_EL3 is mapped to the Secure AArch32 TTBR0 register.


See the register summary in Table 4.3.

Figure 4.41 shows the TTBR0_EL3 bit assignments.

Figure 4.41. TTBR0_EL3 bit assignments

To view this graphic, your browser must support the SVG format. Either install a browser with native support, or install an appropriate plugin such as Adobe SVG Viewer.

Table 4.57 shows the TTBR0_EL3 bit assignments.

Table 4.57. TTBR0_EL3 bit assignments


Reserved, res0.


Translation table base address. Defining the translation table base address width.


Reserved, UNK/res0.

To access the TTBR0_EL3 in AArch64 state, read or write the register with:

MRS <Xt>, TTBR0_EL3; Read EL3 Translation Table Base Register 0
MSR TTBR0_EL3, <Xt>; Write EL3 Translation Table Base Register 0
Copyright © 2013, 2014 ARM. All rights reserved.ARM DDI 0488D