4.3. AArch64 register descriptions

This section describes all the System registers when the processor is in AArch64 state. Table 4.1 through Table 4.15 provide cross-references to individual registers.

Copyright © 2013, 2014 ARM. All rights reserved.ARM DDI 0488D
Non-ConfidentialID012914