4.4.29. Hyp mode TLB maintenance operations

Table 4.111 shows the System instructions for TLB maintenance operations added for Virtualization in AArch32 state. See the ARM® Architecture Reference Manual ARMv8 for more information about these operations.

Table 4.111. Hyp mode TLB maintenance operations

NameCRnop1CRmop2Description
TLBIIPAS2ISc84c01TLB Invalidate entry by Intermediate Physical Address, Stage 2, Inner Shareable
TLBIIPAS2LIS  5TLB Invalidate entry by Intermediate Physical Address, Stage 2, Last level, Inner Shareable
TLBIALLHIS  c30

Invalidate entire Hyp unified TLB Inner Shareable

TLBIMVAHIS  1

Invalidate Hyp unified TLB by VA Inner Shareable

TLBIALLNSNHIS  4

Invalidate entire Non-secure Non-Hyp unified TLB Inner Shareable

TLBIMVALHIS  5Invalidate Unified Hyp TLB entry by VA Inner Shareable, Last level
TLBIIPAS2  c41TLB Invalidate entry by Intermediate Physical Address, Stage 2
TLBIIPAS2L  5TLB Invalidate entry by Intermediate Physical Address, Stage 2, Last level
TLBIALLHc84c70

Invalidate entire Hyp unified TLB

TLBIMVAH  1

Invalidate Hyp unified TLB by VA

TLBIALLNSNH  4

Invalidate entire Non-secure Non-Hyp unified TLB

TLBIMVALH  5Invalidate Unified Hyp TLB entry by VA, Last level

Copyright © 2013, 2014 ARM. All rights reserved.ARM DDI 0488D
Non-ConfidentialID012914