11.4. AArch64 PMU register descriptions

This section describes the Cortex-A57 MPCore multiprocessor PMU registers in AArch64 state. Table 11.3 provides cross-references to individual registers.

Copyright © 2013, 2014 ARM. All rights reserved.ARM DDI 0488D
Non-ConfidentialID012914