4.3.29. Virtualization Multiprocessor ID Register, EL2

The VMPIDR_EL2 characteristics are:


Holds the value of the Virtualization Multiprocessor ID. This is the value returned by Non-secure EL1 reads of MPIDR_EL1.

Usage constraints

The accessibility of the VMPIDR_EL2 by Exception level is:


The VMPIDR_EL2 is Architecturally mapped to the Non-secure AArch32 VMPIDR register. See Virtualization Multiprocessor ID Register.


See the register summary in Table 4.13.

Figure 4.27 shows the VMPIDR_EL2 bit assignments.

Figure 4.27. VMPIDR_EL2 bit assignments

To view this graphic, your browser must support the SVG format. Either install a browser with native support, or install an appropriate plugin such as Adobe SVG Viewer.

Table 4.43 shows the VMPIDR_EL2 bit assignments.

Table 4.43. VMPIDR_EL2 bit assignments


Reserved, res0.


MPIDR value returned by Non-secure EL1 reads of the MPIDR_EL1. For information on the subdivision of this value, see Multiprocessor Affinity Register.

To access the VMPIDR_EL2 in AArch64 state, read or write the register with:

MRS <Xt>, VMPIDR_EL1; Read Virtualization Multiprocessor ID Register
MSR VMPIDR_EL1, <Xt>; Write Virtualization Multiprocessor ID Register
Copyright © 2013, 2014 ARM. All rights reserved.ARM DDI 0488D