4.4.28. Virtualization registers

Table 4.110 shows the Virtualization registers in AArch32 state.

Table 4.110. Virtualization registers

NameCRnop1CRmop2TypeResetWidthDescription
VPIDRc04c00RW-[a]32-bitVirtualization Processor ID Register. See Virtualization Processor ID Register, EL2.
VMPIDR   5RO-[b]32-bitVirtualization Multiprocessor ID Register.
HSCTLRc14c00RW0x30C5083832-bitHyp System Control Register.[c]
HACTLR  1RW0x0000000032-bitHyp Auxiliary Control Register. See Auxiliary Control Register, EL2.
HCR c10RW0x0000000032-bitHyp Configuration Register.
HDCR  1RW0x00000006[d]32-bitHyp Debug Control Register.
HCPTR  2RW0x000033FF32-bitHyp Architectural Feature Trap Register.
HSTR  3RW0x0000000032-bitHyp System Trap Register. See Hypervisor System Trap Register.
HCR2  4RW0x0000000032-bitHyp Configuration Register 2.
HACR  7RW0x0000000032-bitHyp Auxiliary Configuration Register.
HTCRc24c02RWUNK32-bitHyp Translation Control Register.
VTCR  c12RWUNK32-bitVirtualization Translation Control Register. [c]
HTTBR-4c2-RWUNK64-bitHyp Translation Table Base Register. [c]
VTTBR-6c2-RWUNK[e]64-bitVirtualization Translation Table Base Register. [c]
HADFSRc54c10RWUNK32-bitHyp Auxiliary Data Fault Status Register. See Auxiliary Fault Status Register 0, EL2 and Hyp Auxiliary Data Fault Status Register.
HAIFSR  1RWUNK32-bitHyp Auxiliary Instruction Fault Status Register. See Auxiliary Fault Status Register 1, EL2 and Hyp Auxiliary Instruction Fault Status Register.
HSR  c20RWUNK32-bitHyp Syndrome Register. See Exception Syndrome Register, EL2.
HDFARc64c00RW-[f]32-bitHyp Data Fault Address Register. [c]
HIFAR  2RW-[g]32-bitHyp Instruction Fault Address Register. [c]
HPFAR  4RWUNK32-bitHyp IPA Fault Address Register. [c]
HMAIR0c104c20RWUNK32-bitHyp Memory Attribute Indirection Register 0. [c]
HMAIR1  1RWUNK32-bitHyp Memory Attribute Indirection Register 1. [c]
HAMAIR0  c30RWUNK32-bitHyp Auxiliary Memory Attribute Indirection Register 0. See Auxiliary Memory Attribute Indirection Register, EL2.
HAMAIR1  1RWUNK32-bitHyp Auxiliary Memory Attribute Indirection Register 1. See Auxiliary Memory Attribute Indirection Register, EL2.
HVBARc124c00RWUNK32-bitHyp Vector Base Address Register. [c]

[a] The reset value is the value of the Main ID Register.

[b] The reset value is the value of the Multiprocessor Affinity Register.

[c] See the ARM® Architecture Reference Manual ARMv8 for more information.

[d] The reset value for bit[7] is UNK.

[e] The reset value for bits[55:48] is 0b00000000.

[f] The reset value is the value of the Secure copy of the DFAR register.

[g] The reset value is the value of the Secure copy of the IFR register.


Copyright © 2013, 2014 ARM. All rights reserved.ARM DDI 0488D
Non-ConfidentialID012914