4.3.52. Auxiliary Fault Status Register 0, EL2 and Hyp Auxiliary Data Fault Status Register

The processor does not implement and AFSR0_EL2 and HADFSR. These registers are always res0.

Copyright © 2013, 2014 ARM. All rights reserved.ARM DDI 0488D
Non-ConfidentialID012914