2.2.2. Accelerator Coherency Port

The multiprocessor implements an Accelerator Coherency Port (ACP). This is an AMBA 4 AXI slave interface.

The ACP slave interface supports memory coherent accesses to the Cortex-A57 MPCore multiprocessor memory system, but cannot receive coherent requests, barriers, or distributed virtual memory messages.

See ACP and the ARM® AMBA® AXI™ and ACE™ Protocol Specification.

Copyright © 2013, 2014 ARM. All rights reserved.ARM DDI 0488D
Non-ConfidentialID012914