10.11.3. ROM table register descriptions

This section describes the ROM table registers. Table 10.30 provides cross-references to individual registers.

ROM entry registers

The characteristics of the ROMENTRYn are:

Purpose

Indicates to a debugger whether the debug component is present in the processor's debug logic. There are 16 ROMENTRY registers in the multiprocessor.

Usage constraints

The accessibility to the ROMENTRYn by condition code is:

OffDLKOSLKEDADSLKDefault
-----RO

Table 10.1 describes the access conditions.

Configurations

The ROMENTRYn is Common to Secure and Non-secure states.

Attributes

See the register summary in Table 10.30.

Figure 10.24 shows the ROMENTRY bit assignments.

Figure 10.24. ROMENTRY bit assignments

To view this graphic, your browser must support the SVG format. Either install a browser with native support, or install an appropriate plugin such as Adobe SVG Viewer.


Table 10.31 shows the ROMENTRY bit assignments.

Table 10.31. ROMENTRY bit assignments

BitsNameFunction
[31:12]Address offset

Address offset for the debug component.

Note

Negative values of address offsets are permitted using the two’s complement of the offset.

[11:2]-Reserved, res0.
[1]Format

Format of the ROM table entry. The value for all ROMENTRY registers is:

0

End marker.

1

32-bit format.

[0]Component present[a]

Indicates whether the component is present:

0

Component is not present.

1

Component is present.

[a] Processor 0 is always present. The component entries for processor 1, 2, and 3 depend on your configuration.


The Physical Address of a debug component is determined by shifting the address offset 12 places to the left and adding the result to Physical Address of multiprocessor ROM table.

Table 10.32 shows the offset values for all ROMENTRY values. If a processor is not implemented, the ROMENTRY registers for its debug, CTI, PMU, and ETM components are 0x00000000.

Table 10.32. ROMENTRY values

NameDebug componentOffset valueROMENTRY value
ROMENTRY0Processor 0 Debug0x000100x00010003
ROMENTRY1Processor 0 CTI0x000200x00020003
ROMENTRY2Processor 0 PMU0x000300x00030003
ROMENTRY3Processor 0 ETM0x000400x00040003
ROMENTRY4Processor 1 Debug0x001100x00110003[a]
ROMENTRY5Processor 1 CTI0x001200x00120003[a]
ROMENTRY6Processor 1 PMU0x001300x00130003[a]
ROMENTRY7Processor 1 ETM0x001400x00140003[a]
ROMENTRY8Processor 2 Debug0x002100x00210003[a]
ROMENTRY9Processor 2 CTI0x002200x00220003[a]
ROMENTRY10Processor 2 PMU0x002300x00230003[a]
ROMENTRY11Processor 2 ETM0x002400x00240003[a]
ROMENTRY12Processor 3 Debug0x003100x00310003[a]
ROMENTRY13Processor 3 CTI0x003200x00320003[a]
ROMENTRY14Processor 3 PMU0x003300x00330003[a]
ROMENTRY15Processor 3 ETM0x003400x00340003[a]

[a] If the component is present.


Copyright © 2013, 2014 ARM. All rights reserved.ARM DDI 0488D
Non-ConfidentialID012914