Non-Confidential
PDF version
ARM DDI0488F
ARM
®
Cortex
®
-A57 MPCore Processor
Technical Reference Manual
Revision r1p2
Home
>
System Control
>
AArch64 register descriptions
> AArch32 Auxiliary Feature Register 0, EL1
4.3.7 AArch32 Auxiliary Feature Register 0, EL1
The processor does not implement ID_AFR0_EL1. This register is always
RES0
.