4.3.48 Auxiliary Fault Status Register 0, EL1 and EL3

The processor does not implement AFSR0_EL1, AFSR0_EL3, and ADFSR. These registers are RES0.
Non-ConfidentialPDF file icon PDF versionARM DDI0488F
Copyright © 2013, 2014 ARM. All rights reserved.