4.3.49 Auxiliary Fault Status Register 1, EL1 and EL3

The processor does not implement AFSR1_EL1, AFSR1_EL3, and AIFSR. These registers are RES0.
Non-ConfidentialPDF file icon PDF versionARM DDI0488F
Copyright © 2013, 2014 ARM. All rights reserved.