3.3.9. Auxiliary Bus Fault Status Register

The CM7_ABFSR characteristics are:

Purpose

Stores information on the source of asynchronous bus faults.

In the bus-fault handler, software reads the BFSR and if an asynchronous fault is observed, the CM7_ABFSR is read to determine which interfaces are affected. The CM7_ABFSR must be cleared by writing any value to it.

For more information about the BFSR, see the ARMv7-M Architecture Reference Manual.

Usage Constraints

Accessible in privileged mode only. It is reset by nSYSRESET and is cleared to 0x0 on writes of any value. The value in this register is only defined when BFSR.IMPRECISERR is 0x1.

Configurations

Available in all configurations.

Attributes

See the register summary in Table 3.1.

Figure 3.9 shows the CM7_ABFSR bit assignments.

Figure 3.9. CM7_ABFSR bit assignments

To view this graphic, your browser must support the SVG format. Either install a browser with native support, or install an appropriate plugin such as Adobe SVG Viewer.


Table 3.12 shows the CM7_ABFSR bit assignments.

Table 3.12. CM7_ABFSR bit assignments

BitsNameFunction
[31:10]-Reserved.
[9:8]AXIMTYPE

Indicates the type of fault on the AXIM interface:

0b00

OKAY.

0b01

EXOKAY.

0b10

SLVERR.

0b11

DECERR.

Only valid when AXIM is 1.

[7:5]-Reserved.
[4]EPPBAsynchronous fault on EPPB interface.
[3]AXIMAsynchronous fault on AXIM interface.
[2]AHBPAsynchronous fault on AHBP interface.
[1]DTCMAsynchronous fault on DTCM interface.
[0]ITCMAsynchronous fault on ITCM interface

Copyright © 2014-2016, 2018 Arm. All rights reserved.ARM DDI 0489F
Non-ConfidentialID121118