3.3.2. CPUID Base Register

The CPUID characteristics are:

Purpose

Specifies:

  • The ID number of the processor core.

  • The version number of the processor core.

  • The implementation details of the processor core.

Usage Constraints

There are no usage constraints.

Configurations

Available in all configurations.

Attributes

See the register summary in Table 3.1.

Figure 3.2 shows the CPUID bit assignments.

Figure 3.2. CPUID bit assignments

To view this graphic, your browser must support the SVG format. Either install a browser with native support, or install an appropriate plugin such as Adobe SVG Viewer.


Table 3.4 shows the CPUID bit assignments.

Table 3.4. CPUID bit assignments

BitsNameFunction
[31:24]IMPLEMENTER

Indicates implementer:

0x41

Arm.

[23:20]VARIANT

Indicates processor revision:

0x0

Revision 0.

0x1

Revision 1.

[19:16]ARCHITECTURE

Reads as 0xF.

[15:4]PARTNO

Indicates part number:

0xC27

Cortex-M7.

[3:0]REVISION

Indicates patch release:

0x0

Patch 0.

0x1

Patch 1.

0x2

Patch 2.


Note

See Product revisions for the different Cortex-M7 procesor revisions and the combinations of the VARIANT and REVISION bit fields used.

Copyright © 2014-2016, 2018 Arm. All rights reserved.ARM DDI 0489F
Non-ConfidentialID121118