2.2. AArch64 register summary

Table 2.2 gives a summary of the Cortex-A53 processor Advanced SIMD and Floating-point system registers in the AArch64 execution state.

Table 2.2. AArch64 Advanced SIMD and Floating-point system registers

NameTypeReset Description
FPCRRW0x00000000

See Floating-point Control Register

FPSRRW0x00000000

See Floating-point Status Register

MVFR0_EL1RO 0x10110222

See Media and Floating-point Feature Register 0

MVFR1_EL1RO 0x12111111

See Media and Floating-point Feature Register 1

MVFR2_EL1RW0x00000043

See Media and Floating-point Feature Register 2

FPEXC32_EL2 RW 0x00000700

See Floating-point Exception Control Register


Copyright © 2013-2016 ARM. All rights reserved.ARM DDI 0502G
Non-ConfidentialID041316