A.7. GIC Stream master interfaces

Table A.7 shows the GIC Stream master interfaces from the GIC-500.

Table A.7. GIC Stream master interfaces

Signal name[a]

Type

Source/destination

Description

icdtready<x>

Input

CPU interfaceSee the ARM® Generic Interrupt Controller Stream Protocol Interface Specification

icdtvalid<x>

Output

icdtlast<x>Output
icdtdata<x>[15:0]Output
icdtdest_<x>[2:0]OutputContains the core number within the cluster

[a] <x> denotes the cluster number.


Copyright © 2014 ARM. All rights reserved.ARM DDI 0516B
Non-ConfidentialID060914