2.2.3. RAM Interfaces

The GIC-500 uses SRAMs to cache state, so that it can save area, power, and latency.

In typical operation, their existence is transparent to software, with a few exceptions:

Copyright © 2014 ARM. All rights reserved.ARM DDI 0516B
Non-ConfidentialID060914