2.2.4. Physical interrupt signals

The GIC-500 supports the generation of SPIs and PPIs through physical interrupt signals. These inputs can be programmed as either:

There is one independent set of PPIs for each core. SPIs are global and therefore there is only a single set. See Interrupt types for more information.

Note

  • In the GIC-500, level-sensitive PPIs are active-LOW, whereas level-sensitive SPIs are active-HIGH.

  • The GIC-500 does not synchronize interrupt inputs. They must be synchronized to the GIC-500 clock externally.

Copyright © 2014 ARM. All rights reserved.ARM DDI 0516B
Non-ConfidentialID060914