3.7.7. Parity Error Checker Register

The SMMU_PER characteristics are:

Purpose

Checks for parity errors in TCU and TBU RAMs.

Configuration

Available in all MMU-500 configurations.

Usage constraints

There are no usage constraints.

Attributes

Figure 3.16 shows the bit assignments.

Figure 3.16. SMMU_PER Register bit assignments

To view this graphic, your browser must support the SVG format. Either install a browser with native support, or install an appropriate plugin such as Adobe SVG Viewer.


Table 3.28 shows the bit assignments.

Table 3.28. SMMU_PER Register bit assignments

BitsName Reset valueDescription
[31:16]Reserved-Reserved.
[15:8]PER_TCU0x00Parity errors found in TCU RAMs. This bit field saturates after reaching the maximum value.
[7:0]PER_TBU0x00Parity errors found in TBU RAMs. This bit field saturates after reaching the maximum value.

Copyright © 2013 ARM. All rights reserved.ARM DDI 0517A
Non-ConfidentialID090313