3.7.2. Integration Test Input register

The SMMU_ITIP register characteristics are:


Enables the MMU-500 to read the status of the spniden signal.


Available in all MMU-500 configurations.

Usage constraints

There are no usage constraints.


Figure 3.8 shows the bit assignments.

Figure 3.8. SMMU_ITIP register bit assignments

To view this graphic, your browser must support the SVG format. Either install a browser with native support, or install an appropriate plugin such as Adobe SVG Viewer.

Table 3.20 shows the bit assignments.

Table 3.20. SMMU_ITIP register bit assignments

BitsName Reset valueDescription
[0]SPNIDEN-The Secure debug input, that is the value of the spniden signal.

Copyright © 2013 ARM. All rights reserved.ARM DDI 0517A