A.4.2. Interrupt signals

Table A.18 shows the interrupt signals generated by the MMU-500. See the ARM® System Memory Management Unit Architecture Specification for more information.

Table A.18. Interrupt signals

SignalI/OWidthDescription
gbl_flt_irpt_sO1Global Secure fault interrupt.
gbl_flt_irpt_nsO1 Global Non-secure fault interrupt.
perf_irpt_<tbuname>O1 Performance counter interrupt, one for every TBU.
cxt_irpt_<SMMU_IDR1.NUMCB-1:0>O1Non-secure context interrupts for 0-(NUM_CONTEXT - 1), where NUM_CONTEXT is the number of contexts.
comb_irpt_nsO1Non-secure combined interrupt. This combined interrupt is the logical OR of gbl_flt_irpt_ns, perf_irpt_<tbuname>, and cxt_irpt_[(SCR1.NSNUMCBO-1):0].
comb_irpt_sO1Secure combined interrupt. This combined interrupt is the logical OR of gbl_flt_irpt_s and cxt_irpt_[(SMMU_IDR1.NUMCB-1): (SMMU_SCR1.NSNUMCBO].

Copyright © 2013 ARM. All rights reserved.ARM DDI 0517A
Non-ConfidentialID090313