1.1.1. MMU-500 example system

Figure 1.2 shows the MMU-500 in an example ARM processor and CoreLink™ Cache Coherent Interconnect-400 (CCI-400) system, performing address translation functions for a Graphics Processor Unit (GPU).

Figure 1.2. MMU-500 in system context

To view this graphic, your browser must support the SVG format. Either install a browser with native support, or install an appropriate plugin such as Adobe SVG Viewer.


Copyright © 2013 ARM. All rights reserved.ARM DDI 0517A
Non-ConfidentialID090313