1.7. Test features

The MMU-500 includes clock gating circuitry that can be used to enable the clock during MMU-500 testing.

The design for test (DFT) port, dftclkenable, allows bypassing of architectural clock gates during a DFT shift.

The DFT port, dftmcphold, is used to bypass a clock divider, when you select the half clock mode.

Copyright © 2013, 2014 ARM. All rights reserved.ARM DDI 0517C
Non-ConfidentialID031814