1.8. Product revisions

This section describes the differences in functionality between product revisions of the MMU-500:


First release.

r0p0 - r1p0

r1p0 delivers:

  • 16-deep TBU queue support.

  • 32-deep write buffer support.

  • Support for half-clock configuration. The TCU core runs at half the speed of the I/O clock. This enables the synchronous interfaces to run at a higher clock speed. The clock division is handled internally by the TCU.

r1p0 - r2p0

r2p0 delivers:

  • You can also configure the StreamID width as 15 bits.

Copyright © 2013, 2014 ARM. All rights reserved.ARM DDI 0517C