3.4.1. Global address space 0 registers summary

Table 3.3 shows the global space 0 registers in base offset order.

Note

The addresses that are not shown in Table 3.3 are reserved.

Table 3.3. Global space 0 registers summary

NameTypeS or NS[a]OffsetDescriptionNotes
SMMU_ACRRWNS0x00010Auxiliary Configuration registers -
SMMU_sACRSBanked with security.
SMMU_DBGRPTRTBURWS0x00080Debug registers-
SMMU_DBGRDATATBUROS0x00084-
SMMU_DBGRPTRTCURWS0x00088-
SMMU_DBGRDATATCUROS0x0008C-

[a] S stands for Secure and NS stands for Non-secure.


Copyright © 2013, 2014 ARM. All rights reserved.ARM DDI 0517C
Non-ConfidentialID031814