2.4.4. Page table walk cache

The MMU-500 caches partial PTWs to reduce the number of PTWs on a TLB miss. The PTW cache exists in the TCU, and stage 1 and stage 2 level 2 PTWs are cached in the PTW cache.

Copyright © 2013, 2014 ARM. All rights reserved.ARM DDI 0517C