3.8.8. TBU Power Status register

The SMMU_TBU_PWR_STATUS register characteristics include:

Purpose

Provides the power status of TBUs.

Configuration

Available in all MMU-500 configurations.

Attributes

Figure 3.16 shows the bit assignments.

Figure 3.17. SMMU_TBU_PWR_STATUS register bit assignments

To view this graphic, your browser must support the SVG format. Either install a browser with native support, or install an appropriate plugin such as Adobe SVG Viewer.


Table 3.28 shows the bit assignments.

Table 3.29. SMMU_TBU_PWR_STATUS register bit assignments

BitsName Reset valueDescription
[31:NUM_TBU]Reserved-Reserved
[NUM_TBU-1:0]State0x0

Indicates the corresponding TBU as follows:

  • Bit n corresponds to TBUn.

Each bit can have one of the following values:

0

The TBU is powered down.

1

The TBU is powered up.


Copyright © 2013, 2014, 2016 ARM. All rights reserved.ARM DDI 0517F
Non-ConfidentialID041216