| Copyright © 2013, 2014, 2016 ARM. All rights reserved. | ARM DDI 0517F |
| Non-Confidential | ID041216 |
 PDF version | |
| Home > Signal descriptions > Low-power interface signals |
| |||
| Home > Signal descriptions > Low-power interface signals | |||
Table A.14 shows the standard TCU low-power interface signals.
Table A.14. TCU low-power interface signals
| Low-power interface signal | TCU block signal | Width | Direction |
|---|---|---|---|
| QREQn | qreqn_tcu | 1 | I |
| QACTIVE | qactive_tcu | 1 | O |
| QACCEPTn | qacceptn_tcu | 1 | O |
Table A.15 shows the standard TBU low-power interface signals.
Table A.15. TBU low-power interface signals
| Low-power interface signal | TBU block signal | Width | Direction |
|---|---|---|---|
| QREQn | qreqn_tbu_<tbuname>_pd | 1 | I |
| qreqn_tbu_<tbuname>_cg | 1 | ||
| qreqn_pd_slv_br_<tbuname>[a] | 1 | ||
| qreqn_pd_mst_br_<tbuname>[a] | 1 | ||
| QACCEPTn | qacceptn_tbu_<tbuname>_pd | 1 | O |
| qacceptn_tbu_<tbuname>_cg | 1 | ||
| qacceptn_pd_slv_br_<tbuname>[a] | 1 | ||
| qacceptn_pd_mst_br_<tbuname>[a] | 1 | ||
| QACTIVE | qactive_tbu_<tbuname>_cg | 1 | O |
| qactive_br_tbu_<tbuname>[a] | 1 | ||
qactive_br_tcu_<tbuname>[a] | 1 | ||
[a] When the clock or power bridge is not present in the TBU, these signal does not exist. | |||
Table A.16 shows the AWAKEUP signals.
The MMU-500 ensures that the AWAKEUP signal outputs are driven from a flip-flop and along with a transaction AXVALID or WVALID, or for multiplexed configurations the AWAKEUP signal can be delayed by one cycle with respect to an asserted AXVALID or WVALID to ensure it is a registered output.
Table A.16. AWAKEUP signals
| Signal | Width | I/O | Description | Block |
|---|---|---|---|---|
| awakeup_<tbuname>_s | 1 | I | Indicates that one of address read, address write, or write data channels has active transactions pending at the TBU slave interface. | TBU |
| awakeup_<tbuname>_m | 1 | O | Indicates that one of address read, address write, or write data channels has active transactions pending at the TBU master interface | TBU |
| awakeup_ptw | 1 | O | Indicates that a PTW transaction is present at the TCU master interface. This signal is present only when you specify a dedicated PTW channel. | TCU |
| awakeup_dvm_ptw | 1 | I | Indicates that a DVM transaction is present on the TCU AC channel. This signal is present only when you specify a dedicated PTW channel. | TCU |
| awakeup_dvm_<tbuname> | 1 | I | Indicates that a DVM transaction is present on the TBU AC channel. This signal is present only when you do not specify a dedicated PTW channel. | TBU |
| awakeup_prog | 1 | I | Indicates that one of address read, address write, or write data channels has active transactions pending at the TCU programming interface. | TCU |
| Copyright © 2013, 2014, 2016 ARM. All rights reserved. | ARM DDI 0517F |
| Non-Confidential | ID041216 |
| PDF version | |
| Home > Signal descriptions > Low-power interface signals |