1.5. Test Features

The processor is delivered as fully synthesizable RTL and is a fully static design. Scan chains for production test can be inserted into the design by the synthesis tools during implementation.

Copyright © 2016 ARM. All rights reserved.ARM DDI 0550C
Non-ConfidentialID112116