1.6.1. Configurable divider

The UDIV and SDIV instructions provide a 32-bit x 32-bit divide that returns the least-significant 32 bits of the result. The processor can implement UDIV and SDIV in one of two ways:

The iterative divider has no impact on interrupt response time because the processor abandons divide operations to take any pending interrupt.

Copyright © 2016 ARM. All rights reserved.ARM DDI 0550C